

OPENACC Hands on Workshop

### Before we begin...


Let's get the AWS instance started



### Goto <u>nvlabs.qwiklab.com</u>, log-in or create an account

xisting Account	Create a New Account
nail	* First Name
ssword	* Last Name
	* Company Name
Remember Me	* E-mail
	* Password
Sign in ot your password?	* Password Confirmation
	I agree to the Terms of

### Select Openacc workshop link



### Find lab and click start



### **Connection information**

### After about a minute, you should see

TIME ELAPSE		CUDA OpenACC Workshop	
Setup Time (min.) Duration (min.) Access (min.)	10 480 540	End Lab Lab Description: OpenACC Workshop - Jeff Larkin & Justin Luitjens	My Rating:
		Lab Creator: Mark EbersoleVersion:Date Created: August 07, 201408:59AWS Region: [us-east-1] USEast (N. Virginia)	Leave a comme
CONNECTION	ADDL. INFO		

#### Lab Connection: Please follow the lab instructions to connect to your lab

Warning: Please do not transmit any data into the AWS resources used in this lab that are not related to qwikLABS<sup>™</sup> or the hands-on lab you are taking.

~		
Con	nectio	n
~~		

Password: G4PvSpW2z

Endpoint: ec2-54-166-53-108.compute-1.amazonaws.com

# **World Leader in Visual Computing**



Power for CPU-only Exaflop Supercomputer




Power for the Bay Area, CA (San Francisco + San Jose)



# HPC's Biggest Challenge: Power


### **Accelerated Computing** 10x Performance & 5x Energy Efficiency for HPC



9

### **Accelerated Computing Growing Fast**


#### Rapid Adoption of Accelerators



#### Hundreds of GPU Accelerated Apps




#### NVIDIA GPU is Accelerator of Choice



Intersect360 HPC User Site Census: Systems, July 2013 IDC HPC End-User MSC Study, 2013

# Diverse Markets




FY14 Segments

**NVIDIA** estimates

## Solid Growth of GPU Accelerated Apps

#### # of GPU-Accelerated Apps



#### **Top HPC Applications**

Molecular Dynamics	AMBER CHARMM DESMOND	GROMACS LAMMPS NAMD
Quantum Chemistry	Abinit Gaussian	GAMESS NWChem
Material Science	CP2K QMCPACK	Quantum Espresso VASP
Weather & Climate	COSMO GEOS-5 HOMME	CAM-SE NEMO NIM WRF
Lattice QCD	Chroma	MILC
Plasma Physics	GTC	GTS
Structural Mechanics	ANSYS Mechanical LS-DYNA Implicit MSC Nastran	OptiStruct Abaqus/Standard
Fluid Dynamics	ANSYS Fluent	Culises (OpenFOAM)




# Accelerators are the future of high performance computing


# Now we have to learn how program them...

### What is Heterogeneous Programming?






# **3 Ways to Accelerate Applications**




### **GPU Accelerated Libraries**



# **GPU Programming Languages**



### **OpenACC: Open, Simple, Portable**



### **OpenACC** The Standard for GPU Directives

- Simple: Directives are the easy path to accelerate compute intensive applications
- Open: OpenACC is an open GPU directives standard, making
   GPU programming straightforward and portable across parallel and multi-core processors

Powerful: GPU Directives allow complete access to the massive parallel power of a GPU



### **OpenACC** Partners




# Focus on Parallelism and Data locality

With directives, tuning work focuses on *exposing parallelism* and *expressing data locality*, which makes codes inherently better

#### Example: Application tuning work using directives for Titan system at ORNL

#### S3D

Research more efficient combustion with nextgeneration fuels



- Tuning top 3 kernels (90% of runtime)
- 3 to 6x faster on CPU+GPU vs. CPU+CPU
- But also improved all-CPU version by 50%



#### CAM-SE

Answer questions about specific climate change adaptation and mitigation scenarios


- Tuning top key kernel (50% of runtime)
- 6.5x faster on CPU+GPU vs. CPU+CPU
- Improved performance of CPU version by 100%
- Work was done in CUDA Fortran (not OpenACC)

### **Back to Heterogeneous Computing**

#### **Application Code**




## Low Latency or High Throughput?



### CPU

- Optimized for low-latency access to cached data sets
- Control logic for out-of-order and speculative execution
- 10's of threads




### GPU

- Optimized for data-parallel, throughput computation
- Architecture tolerant of memory latency
- More transistors dedicated to computation
- 10000's of threads

## Low Latency or High Throughput?

- CPU architecture must minimize latency within each thread
- GPU architecture hides latency with computation from other thread warps



### **Accelerator Fundamentals**


- We must expose enough parallelism to saturate the device
  - Accelerator threads are slower than CPU threads
  - Accelerators have orders of magnitude more threads
- Fine grained parallelism is good
- Coarse grained parallelism is bad
  - Lots of legacy apps have only exposed coarse grain parallelism
    - i.e. MPI and possibly OpenMP

### **Getting access**

### Goto nvlabs.qwiklab.com, log-in or create an account

Existing Account	Create a New Account
E-mail	* First Name
Password	* Last Name
	* Company Name
Remember Me	* E-mail
	* Password
Sign in Forgot your password?	* Password Confirmation
	I agree to the Terms of Service
	Create a New Account

### Select Openacc workshop link



### Find lab and click start



### **Connection information**

### After about a minute, you should see

TIME ELAPSE		CUDA: OpenACC Workshop	
Setup Time (min.) Duration (min.)	10 480	End Lab Lab Description: OpenACC Workshop - Jeff Larkin & Justin Luitjens	My Rating: 鮒
Access (min.)	540	Lab Creator: Mark Ebersole     Version:       Date Created: August 07, 2014     08:59       AWS Region: [us-east-1] US     East (N. Virginia)	Leave a comme
CONNECTION	ADDL. INF	0	

#### Lab Connection: Please follow the lab instructions to connect to your lab


Warning: Please do not transmit any data into the AWS resources used in this lab that are not related to qwikLABS<sup>™</sup> or the hands-on lab you are taking.

~	-	
Con	nect	IOD
00111		

Password: G4PvSpW2z

Endpoint: ec2-54-166-53-108.compute-1.amazonaws.com

### **Connection information**



### how to connect - nx

### With NoMachine NX client 3.5

III NX		
NDM	ACHINE	
Login	gpudev1	Click Configure
Password		
Session	LinuxDesktop	
	Login as a guest user	
Configure	Login Close	

### How to connect - NX

1

2. 3.

4.


Connection Password: 3z5XLY7tY7w Heet	Advanced Services Environment About
Connection Password: 3z5XLY7tY7w	
	Remember my password     Key
size	Image: Construction       GNOME       Settings         ISDN       ADSL       WAN       LAN         x768       W       800       H       600       Image: Construction         x768       W       800       H       600       Image: Construction         x768       W       800       H       600       Image: Construction         wread over multiple monitors       Settings       Image: Construction       Image: Construction

### how to connect - nx

Connectio Password: Endpoint:	3z5XLY7tY7w ec2-50 19-18-96.compute-1.amazonaws.com		
	—	- • -	
	NDMACHINE	1.	. Login is gpudev
	Login gpudev1 Password	2	. Copy & Paste
	Session LinuxDesktop	· ·	password
	Login as a guest user		
	Configure Login	<u>Close</u> 3.	. Click Login 33

### how to connect - nx


### If prompted, click yes




# Hands On Activity (Example 1)

- 1. Download and untar hands on zip
  - %> tar -xzf OpenAccHandsOn.tgz
  - %> cd OpenAccHandsOn
  - %> cd {LANGUAGE}
  - %> cd example1
  - %> make
  - %> time ./a.out
- 2. Edit the makefile and switch to PGI compiler C++: pgCC Fortran: pgf90
- 3. Add optimization flag

### **APOD: A Systematic Path to Performance**







Time

- Profile the code, find the hotspot(s)
- Focus your attention where it will give the most benefit

## Hands On Activity (Example 1)

- 1. Profile the current application using pgprof
  - %> pgcollect ./a.out
  - %> pgprof -exe a.out
  - For source in Fortran compile with -g
- 2. Double click on main
  - Which loops are the limiter?
  - Which loops are parallelizable?

 -		

File <u>E</u>dit <u>V</u>iew So<u>r</u>t <u>He</u>lp

o 🖨 & ->

pgprof.out

Line

(+)

(+)

Find: w.

> ۰ 12

> 13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

}

return 0;

Source

for(int i=0;i<N;i++)</pre>

for(int i=0;i<N;i++)</pre>

for(int i=0;i<N;i++)</pre>

for(int i=0;i<N;i++)</pre>

for(int i=0;i<N;i++)</pre>

a[i]=b[i]+a[i];

b[i]=b[i]/a[i];

b[i]=b[i]\*b[i];

for(int iter=0;iter<ITERS;iter++) {</pre>

a[i]=1;

b[i]=2;

main (source) 🕷

+ \$ P HotSpot: Seconds

👻 🛠 🛠 🔊

Seconds

0.0000

0.0000

0.0000

0.0000

0.0000

0.0000

0.0000

0.1935

0.0000

0.0000

0.0000

0.1075 20% 0.0000 0% 0.2473 45% 0.0000 0% 0.0000 0%

×

0%

0%

0%

0%

0%

0%

0%

35%

0%

Sorted By Line


0%

0%

Ŧ

۰ ♥ Process/Thread Browser for routine 'main' Routine Seconds 0.5484 100 main ▶ P ∩ 0.5484 100 Process/Thread Viewer for line 8 Ŧ • • System Configuration ① Compiler Feedback Accelerator Performance Histogram Parallelism Profiled: ./a.out on Tue May 13 07:46:40 PDT 2014 Profile: ./pgprof.out

#### Parallelize



#### **Common Mistakes**



- We will highlight common mistakes people make throughout this presentation
- Look for the indicate common errors

#### **OpenACC Directive Syntax**

#### • C/C++


#### #pragma acc directive [clause [,] clause] ...]

...often followed by a structured code block

#### Fortran

#### !\$acc directive [clause [,] clause] ...]

...often paired with a matching end directive surrounding a structured code block: **!\$acc end** *directive* 



#### **OpenACC Example: SAXPY**

#### SAXPY in C

#### **SAXPY** in Fortran

```
void saxpy(int n,
   float a,
   float *x,
   float *restrict y)
```

```
#pragma acc parallel loop
for (int i = 0; i < n; ++i)
    y[i] = a*x[i] + y[i];</pre>
```

// Perform SAXPY on 1M elements
saxpy(1<<20, 2.0, x, y);</pre>

• • •

subroutine saxpy(n, a, x, y)
real :: x(n), y(n), a
integer :: n, i

```
!$acc parallel loop
do i=1,n
    y(i) = a*x(i)+y(i)
enddo
!$acc end parallel loop
end subroutine saxpy
```

! Perform SAXPY on 1M elements
call saxpy(2\*\*20, 2.0, x, y)

• • •

#### **OpenACC parallel loop Directive**

parallel: a parallel region of code. The compiler generates a parallel kernel for that region.

**loop:** identifies a loop that should be distributed across threads parallel & loop are often placed together

```
#pragma acc parallel loop
for(int i=0; i<N; i++)
{
    y[i] = a*x[i]+y[i];
}</pre>
Parallel
kernel
```

Kernel: A function that runs in parallel on the GPU

## Hands On Activity (Example 1)

- Modify the Makefile to build with OpenACC
   -acc
   -ta=tesla
   Compile with OpenACC
   Target NVIDIA GPUS
- 2. Add parallel loop directives to parallelizable loops
- 3. Run again:
  - %> time ./a.out

Did the application get faster or slower?

#pragma	acc parallel loop
for(int	i=0; i <n; i++)<="" th=""></n;>

Remove -g from the compile flags

## Hands On Activity (Example 1)

- 1. How do we know what happened?
- 2. Modify the Makefile again -Minfo=accel Verbose OpenACC Output
- 3. Rebuild the application

pgCC -acc -Minfo=accel -ta=nvidia main.cpp
main:

18, Accelerator kernel generated

20, #pragma acc loop gang, vector(256) /\* blockIdx.x threadIdx.x \*/

- 18, Generating present\_or\_copy(b[:N])
  Generating Tesla code
- 21, Accelerator kernel generated

23, #pragma acc loop gang, vector(256) /\* blockIdx.x threadIdx.x \*/

- 21, Generating present\_or\_copyin(b[:N])
   Generating present\_or\_copy(a[:N])
   Generating Tesla code
- 24, Accelerator kernel generated

26, #pragma acc loop gang, vector(256) /\* blockIdx.x threadIdx.x \*/

24, Generating present\_or\_copyin(a[:N])
 Generating present\_or\_copy(b[:N])
 Generating Tesla code

#### **Generated 3 Kernels**

#### Optimize

# Profile-driven optimization CPU Tools:

- gprof
- pgprof
- vampir
- TAU

#### GPU Tools:

- nsight NVIDIA Nsight IDE
- **NVIDIA** Visual Profiler
- nvprof Command-line profiling

🗧 🗐 🐨 NVIDIA Visual Profile	r (on DevtechCompute)					
File View Run Help						
] 🗈 🖬 🖳 ] 🖳 🖏 🗣 🗨	् 🔍 🔣 🗸					
Session 23			- [	🛯 🔲 Properties 😫 🗔 Detail Graphs	6	
	0.59 s	0.595 s	0.6 s	transposeNaive(float*, float*, int, int, int)		
Process 17676				Name	Value	
Thread 142935840				Start	597.982 ms	
Runtime API Driver API	cudaEve cudaMemcpy		cudaE	End	599.249 ms	
Profiling Overhead				Duration	1.267 ms	
= [0] Q12U-1				Grid Size	[1,1024,1]	
Context 1 (CUDA)				Block Size	[1024,1,1]	
T MemCpy (HtoD)				Registers/Thread	10	
T MemCpy (DtoH)	Memc			Shared Memory/Block	0 bytes	
Compute			trans	* Memory		
T 100.0% [12] trans			trans	Global Load Efficiency	100%	
Streams Stream 2	Memc		trans	Global Store Efficiency	12.5%	
Juean 2	Mielligan		u ans	Local Memory Overhead	0%	
				DRAM Utilization	54.5% (99.73 GB/s)	
				<ul> <li>Instruction</li> </ul>	5 (5 60/5/	
				Branch Divergence Overhead	0%	
				Total Replay Overhead	A 83%	
				Shared Memory Replay Overhead	0%	
				Global Memory Replay Overhead	83%	
				Global Cache Replay Overhead	0%	
				Local Cache Replay Overhead	0%	
				<ul> <li>Occupancy</li> </ul>	0.0	
(1)				Achieved	93.2%	
🗔 Analysis 🛱 📮 Console 🗔	Settions		° C		100%	
	Results			<ul> <li>L1 Cache Configuration</li> </ul>	10070	
				Shared Memory Requested	48 KB	
Analyze Entire Application		on [ 2.925 ms / 1.13 s = 0.3% ]		Shared Memory Executed	48 KB	
<ul> <li>Analyze Kernel (select in tim</li> </ul>		one or more GPUs are mostly id		Shared Memory Executed	40100	
Stages		oy Efficiency [ 2.925 ms / 3.073				
🖻 Reset All 🔄 Analyze.	The amount of time perf	orming compute is low relative	to the amount of time required for	n		
Reset All	Low Memcpy/Compute	Overlap [ 0 ns / 2.925 ms = 09	5]			
Timeline	The percentage of time	when memcpy is being perform	ed in parallel with compute is low.			
Multiprocessor		out [ 2.5 GB/s avg, for memcpy not fully using the available host	s accounting for 50.8% of all mem	н		
Kernel Memory	Low Memcpy Overlap	[ 0 ns / 732.357 µs = 0% ]				
Kernel Instruction	The percentage of time	when two memory copies are be	ing performed in parallel is low.			
			) ))			

#### NVIDIA's Visual Profiler Timeline



Analysis

#### Guided System

#### 1. CUDA Application Analysis

2. Performance-Critical Kernels

#### 3. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results at right indicate that the performance of kernel "Step10\_cuda\_kernel" is most likely limited by compute.

#### 🕕 Perform Compute Analysis

The most likely bottleneck to performance for this kernel is compute so you should first perform compute analysis to determine how it is limiting performance.

#### Berform Latency Analysis

🖳 Perform Memory Bandwidth Analysis

Instruction and memory latency and memory bandwidth are likely not the primary performance bottlenecks for this kernel, but you may still want to perform those analyses.

#### 4 Rerun Analysis

THE RELATION AND FRAME IN LATURATION ADDRESS

If you modify the kernel you need to rerun your application to update this analysis.

ats Lijsnared Memory								
Local Loads	0	0 B/s						
Local Stores	0	0 B/s						
Shared Loads	0	0 B/s						
Shared Stores	0	0 B/s						
Global Loads	0	0 B/s						
Global Stores	0	0 B/s						
L1/Shared Total	0	0 B/s	Idle	Low	Med	ium *	High	. 1
L2 Cache								
Reads	6339426	236.738 GB/s						
Writes	31414	1.173 GB/s						
Total	6370840	237.912 GB/s	Idle	Low	Med	ium *	High	. ,
Texture Cache								
Reads	6450496	240.886 GB/s	Idle	Low	Med	ium *	High	• •
Device Memory								
Reads	1562634	58.355 GB/s						
Writes	7504	280.228 MB/s						
Total	1570138	58.635 GB/s	Idle	Low	Med	ium	High	. ,
System Memory [ PCIe configu	uration: Gen3 x16,	8 Gbit/s ]	lare					
Reads	0	0 B/s						
Writes	4	149.375 kB/s						
Total	4	149.375 kB/s	Idle	Low	Med		High	

# Stall Reasons

#### 49

#### **NVPROF**

#### Command line profiler

nvprof./exe

- Report kernel and transfer times directly
- Collect profiles for NVVP
  - %> nvprof -o profile.out ./exe
  - %> nvprof --analysis-metrics -o profile.out ./exe
- Collect for MPI processes
  - %> mpirun -np 2 nvprof -o profile.%p.out ./exe
- Collect profiles for complex process hierarchies
  - --profile-child-processes, --profile-all-processes
  - Collect key events and metrics
    - %> nvprof --metrics flops\_sp ./exe
      - --query-metrics --query-events

## Hands On Activity (Example 1)

- 1. Profile using PGIs built in OpenACC profiling
  - %> PGI\_ACC\_TIME=1 ./a.out
- 2. Run the application with nvprof and inspect output
- 3. Create a new NVVP session
  - Click on File
  - Select the executable
  - Click Next -> Finish
- 4. Explore the profile
  - Is the GPU busy?
  - What is the GPU doing?
  - How much time do we spend in kernels vs transfers?

#### **PGI Profiler Output**

23: compute region reached 1000 times 23: kernel launched 1000 times grid: [3907] block: [256] device time(us): total=21,135 max=493 min=2 avg=21 elapsed time(us): tota1=53,352 max=561 min=30 avg=53 23: data region reached 1000 times 23: data copyin transfers: 2000 device time(us): total=18,899 max=51 min=5 avg=9 26: data copyout transfers: 1000 device time(us): total=6,812 max=47 min= avg=6 26: data region reached 1000 times 26: data copyin transfers: 2000 device time(us): total=18,900 max=50 min=2 avg=9 29: data copyout transfers: 1000

## **NVPROF** Output


==22104=	= NVPROF is	profilin	g process	22104, com	mand: ./a.	out
==22104=	= Profiling	applicat	ion: ./a.o	ut		
==22104=	= Profiling	result:				
Time(%)	Time	Calls	Avg	Min	Max	Name
<b>59.04</b> %	3.16076s	5000	632.15us	630.45us	649.59us	[CUDA memcpy HtoD]
36.56%	1.95739s	3000	652.46us	618.74us	672.95us	[CUDA memcpy DtoH]
1.90%	101.98ms	1000	101.97us	79.874us	104.00us	main_24_gpu
1.42%	75.930ms	1000	75.929us	75.170us	76.930us	main_21_gpu
1.08%	57.828ms	1000	57.827us	57.538us	59.106us	main_18_gpu

## **NVVP** Output


NVIDIA Visual Profiler						
File View Run Help						
] 🖪 🖏 🗣 - [ 🛨		[ K S P				
🕻 *New Session 🛛				- 0	□ Properties 🕱	- 6
	4.885 s	4.888 s	4.89 s	4.892 s	[0] Tesla K40c	
Process "a.out" (22331)						
🖃 Thread 816895744					Session	11.85 s (11,
└ Driver API					Compute/Memcpy	<u> </u>
Profiling Overhead					✓ Overlap	0.040
= [0] Tesla K40c						
Context 1 (CUDA)				_	Kernel/Memcpy	<b>a</b> 0%
└ ႃ͡ MemCpy (HtoD) └  MemCpy (DtoH)					Memcpy/Memcpy	<u>@</u> 0%
Compute						
└ \ 43.3% main_24_gpu					Compute Capability	3.5
- ▼ 32.2% main_21_gpu						
└ 〒 24.5% main_18_gpu					Threads per Block	1024
Streams					Shared Memory per Block	48 KiB
- Stream 13					Registers per Block	65536
					Grid Dimensions	[ 214748364
	1			Þ	Block Dimensions	[ 1024 1024
	Console 🛅 Setting					<b></b> <sup>0</sup>
📃 📃 🛛 🏨 Export PDF Repo	ort Result	S				
1. CUDA Application Analysi	is					
The guided analysis system walks y through the various analysis stages	/ou					
help you understand the optimizatio						
opportunities in your application. Or						
you become familiar with the optimi process, you can explore the indivi	ization					
analysis stages in an unguided mod						
When optimizing your application it	is					
important to fully utilize the compute	e and					
data movement capabilities of the G	GPU. To					
do this you should look at your application's overall GPU usage as v						
application 5 overall GFO usage as t	Tell do					

54


#### **Processing Flow**



#### **Processing Flow**



#### **Processing Flow**



#### Defining data regions

The data construct defines a region of code in which GPU arrays remain on the GPU and are shared among all kernels in that region.





#### **Data Clauses**

- **COPY** ( **list** ) Allocates memory on GPU and copies data from host to GPU when entering region and copies data to the host when exiting region.
- **copyin ( list )** Allocates memory on GPU and copies data from host to GPU when entering region.
- **copyout ( list )** Allocates memory on GPU and copies data to the host when exiting region.
- create ( list ) Allocates memory on GPU but does not copy.
- **present** ( *list* ) Data is already present on GPU from another containing data region.

and present\_or\_copy[in|out], present\_or\_create, deviceptr.

#### **Array Shaping**

Compiler sometimes cannot determine size of arrays

Must specify explicitly using data clauses and array "shape"

C99

#pragma acc data copyin(a[0:size]), copyout(b[s/4:3\*s/4])
Fortran
 !\$acc data copyin(a(1:end)), copyout(b(s/4:s/4+3\*s/4))



## Hands On Activity (Example 1)

- 1. Modify the code to add a structured data region at the appropriate spot
  - How does the compiler output change?
- 2. Retime the code
  - Is it faster now?
- 3. Reprofile the code using NVVP
  - What is the distribution of transfers vs kernels now?
  - How far apart are consecutive kernels?

#pragma acc data copy(...)
{
 ...
}


#### **OpenACC enter exit Directives**

enter: Defines the start of an unstructured data region
 clauses: copyin(list), create(list)
exit: Defines the end of an unstructured data region
 clauses: copyout(list), delete(list)

• Used to define data regions when scoping doesn't allow the use of normal data regions (e.g. The constructor/destructor of a class).

#pragma acc enter data copyin(a)
...
#pragma acc exit data delete(a)

#### **OpenACC enter exit Directives**



#### Hands On Activity (Example 1)

1. Now use enter/exit data instead of a structured data region

#pragma acc enter data copyin(a)

#pragma acc exit data delete(a)

#### **OpenACC update Directive**

update: Explicitly transfers data between the host and the device

Useful when you want to update data in the middle of a data region Clauses:

device: copies from the host to the device
self,host: copies data from the device to the host

#pragma acc update host(x[0:count])
MPI\_Send(x,count,datatype,dest,tag,comm);

#### **OpenACC** kernels construct

The kernels construct expresses that a region may contain parallelism and the compiler determines what can safely be parallelized.

#pragma acc kernels

```
for(int i=0; i<N; i++)
{
    a[i] = 0.0;
    b[i] = 1.0;
    c[i] = 2.0;
}

for(int i=0; i<N; i++)
{
    a[i] = b[i] + c[i];
}
    kernel 2</pre>
```

The compiler identifies 2 parallel loops and generates 2 kernels.

#### **OpenACC** parallel loop vs. kernels

#### PARALLEL LOOP

- Requires analysis by programmer to ensure safe parallelism
- Straightforward path from OpenMP

#### KERNELS

- Compiler performs parallel analysis and parallelizes what it believes safe
- Can cover larger area of code with single directive
- Gives compiler additional leeway.

Both approaches are equally valid and can perform equally well.

#### Hands on Activity (Example 1)

Modify the code to the use kernels directive instead of parallel loop
 Did it work?



#### **Aliasing Rules Prevent Parallelization**

#### 23, Loop is parallelizable

Accelerator kernel generated

- 23, #pragma acc loop gang, vector(128) /\* blockIdx.x threadIdx.x \*/
- 25, Complex loop carried dependence of 'b->' prevents parallelization Loop carried dependence of 'a->' prevents parallelization Loop carried backward dependence of 'a->' prevents vectorization Accelerator scalar kernel generated
- 27, Complex loop carried dependence of 'a->' prevents parallelization Loop carried dependence of 'b->' prevents parallelization Loop carried backward dependence of 'b->' prevents vectorization Accelerator scalar kernel generated

#### **OpenACC independent clause**

## Specifies that loop iterations are data independent. This overrides any compiler dependency analysis

```
#pragma acc kernels
#pragma acc loop independent
for(int i=0; i<N; i++)</pre>
  a[i] = 0.0;
                                  kernel 1
  b[i] = 1.0;
  c[i] = 2.0;
#pragma acc loop independent
for(int i=0; i<N; i++)</pre>
                                  kernel 2
  a(i) = b(i) + c(i)
}
```

The compiler identifies 2 parallel loops and generates 2 kernels.

#### **C99: restrict Keyword**

Declaration of intent given by the programmer to the compiler Applied to a pointer, e.g.

float \*restrict ptr

Meaning: "for the lifetime of ptr, only it or a value directly derived from it (such as ptr + 1) will be used to access the object to which it points"\*

- OpenACC compilers often require restrict to determine independence
  - Otherwise the compiler can't parallelize loops that access ptr
  - Note: if programmer violates the declaration, behavior is undefined



## Hands On Activity (Example 1)

1. Use either restrict or independent along with acc kernels

- Did it work?
- How is this different than acc parallel?

float \*restrict ptr

#pragma acc loop independent

## **OpenACC private Clause**

```
#pragma acc parallel loop
for(int i=0;i<M;i++) {
  for(int jj=0;jj<10;jj++)
    tmp[jj]=jj;
  int sum=0;
  for(int jj=0;jj<N;jj++)
    sum+=tmp[jj];
  A[i]=sum;
```

```
#pragma acc parallel loop \
    private(tmp[0:10])
    for(int i=0;i<M;i++) {
        for(int jj=0;jj<10;jj++)
            tmp[jj]=jj;
        int sum=0;
        for(int jj=0;jj<N;jj++)
            sum+=tmp[jj];
        A[i]=sum;
    }
}</pre>
```

Compiler cannot parallelize because tmp is shared across threads Also useful for live-out scalars



## Productize

- Check API return values
- Run cuda-memcheck tools

- Library distribution
- Cluster management




Early gains Subsequent changes are evolutionary

## Review

- APOD: Access Parallelize Optimize Deploy
- Use profile tools to guide your development
  - pgprof, nvvp, nvprof, etc
- Write kernels using the parallel loop or kernels constructs
- Minimize transfers using the data construct
- Use the copy clauses to control which data is transferred

## Hands on Activity (Example 2)



Given a 2D grid

- Set every vertex equal to the average of neighboring vertices
  - Repeat until converged
- Common algorithmic pattern

## Hands on Activity (Example 2)

- 1. Build & Run
- 2. Switch compiler to use PGI instead of GCC
- 3. Use pgprof to identify the largest bottlenecks
- 4. Use what you have learned to parallelize the largest function
  - Create the data region within this function for now
  - Can the second largest function be parallelized?

## **OpenACC** reduction Clause

reduction: specifies a reduction operation and variables for which that operation needs to be applied

```
int sum=0;
#pragma acc parallel loop reduction(+:sum)
for(int i=0; i<N; i++)
{
    ...
    sum+=...
}</pre>
```

## Hands on Activity (Example 2)

- 1. Use the reduction clause to parallelize the error function
- 2. Optimize data movement to avoid unnecessary data copies
  - Hint: present clause

```
int sum=0;
#pragma acc parallel loop reduction(+:sum)
for(int i=0; i<N; i++)
{
    ...
    sum+=...
}</pre>
```

## **Nested Loops**

- Currently we have only exposed parallelism on the outer loop
- We know that both loops can be parallelized
- Let's look at methods for parallelizing multiple loops

## **OpenACC collapse Clause**

**collapse(n):** Applies the associated directive to the following *n* tightly nested loops.

#pragma acc parallel
#pragma acc loop collapse(2)
for(int i=0; i<N; i++)
for(int j=0; j<N; j++)
....</pre>



#pragma acc parallel
#pragma acc loop
for(int ij=0; ij<N\*N; ij++)</pre>

• • •


Loops must be tightly nested

## Hands On Activity (Example 2)

- 1. Use the collapse clause to parallelize the inner and outer loops
  - Did you see any performance increase?

```
#pragma acc parallel
#pragma acc loop collapse(2)
for(int i=0; i<N; i++)
for(int j=0; j<N; j++)
....</pre>
```

## **OpenACC: 3 Levels of Parallelism**



- Vector threads work in lockstep (SIMD/SIMT parallelism)
- Workers have 1 or more vectors.
- Gangs have 1 or more workers and share resources (such as cache, the streaming multiprocessor, etc.)
- Multiple gangs work independently of each other

## **OpenACC gang, worker, vector Clauses**

- gang, worker, and vector can be added to a loop clause
- Control the size using the following clauses on the parallel region

• • •

- parallel: num\_gangs(n), num\_workers(n), vector\_length(n)
- Kernels: gang(n), worker(n), vector(n)

```
#pragma acc parallel loop gang
for (int i = 0; i < n; ++i)
  #pragma acc loop worker
  for (int j = 0; j < n; ++j)
   ...</pre>
```

```
#pragma acc parallel vector_length(32)
#pragma acc loop gang
for (int i = 0; i < n; ++i)
    #pragma acc loop vector
    for (int j = 0; j < n; ++j)</pre>
```

84

parallel only goes on the outermost loop gang, worker, vector appear once per parallel region

## Hands On Activity (Example 2)

- 1. Replace collapse clause with some combination of gang/worker/vector
- 2. Experiment with different sizes using num\_gangs, num\_workers, and vector\_length
  - What is the best configuration that you have found?

```
#pragma acc parallel loop gang num_workers(4) vector_length(32)
for (int i = 0; i < n; ++i)
   #pragma acc loop worker
   for (int j = 0; j < n; ++j)
   ...</pre>
```

## **Understanding Compiler Output**

Accelerator kernel generated

- 15, #pragma acc loop gang, worker(4) /\* blockIdx.x threadIdx.y \*/
- 17, #pragma acc loop vector(32) /\* threadIdx.x \*/

Compiler is reporting how it is assigning work to the device

- gang is being mapped to blockIdx.x
- worker is being mapped to threadIdx.y
- vector is being mapped to threadIdx.x

Unless you have used CUDA before this should make absolutely no sense to you

## **CUDA Execution Model**

### Software

# Thread



Thread Block



Hardware

Multiprocessor


Threads are executed by scalar processors

Thread blocks are executed on multiprocessors

Thread blocks do not migrate

Several concurrent thread blocks can reside on one multiprocessor - limited by multiprocessor resources (shared memory and register file)





A kernel is launched as a grid of thread blocks

blocks and grids can be multi dimensional (x,y,z)

## **Understanding Compiler Output**

Accelerator kernel generated

- 15, #pragma acc loop gang, worker(4) /\* blockIdx.x threadIdx.y \*/
- 17, #pragma acc loop vector(32) /\* threadIdx.x \*/
- Compiler is reporting how it is assigning work to the device
  - gang is being mapped to blockIdx.x
  - worker is being mapped to threadIdx.y
  - Vector is being mapped to threadIdx.x
- This application has a thread block size of 4x32 and launches as many blocks as necessary

## **CUDA Warps**



A thread block consists of a groups of warps

A warp is executed physically in parallel (SIMD) on a multiprocessor

Currently all NVIDIA GPUs use a warp size of 32

## Mapping OpenACC to CUDA

- The compiler is free to do what they want
- 🔹 In general
  - gang: mapped to blocks (COARSE GRAIN)
  - worker: mapped threads (FINE GRAIN)
  - vector: mapped to threads (FINE SIMD)
- Exact mapping is compiler dependent
- Performance Tips:
  - Use a vector size that is divisible by 32
  - Block size is num\_workers \* vector\_length
    - Generally having the block size between 128 and 256 is ideal.

## **Understanding Compiler Output**

### IDX(int, int, int):

4, Generating implicit acc routine seq Generating Tesla code

- Compiler is automatically generating a routine directive
- Some compilers may not do this
- Compiler may not be able to do it for some routines

## OpenACC routine directive

## routine: Compile the following function for the device (allows a function call in device code)

Clauses: gang, worker, vector, seq

```
#pragma acc routine seq
void fun(...) {
  for(int i=0;i<N;i++)</pre>
```

```
#pragma acc routine vector
void fun(...) {
   #pragma acc loop vector
   for(int i=0;i<N;i++)
        ...
}</pre>
```

## **OpenACC routine:** Fortran

```
subroutine foo(v, i, n) {
   use ...
   !$acc routine vector
   real :: v(:,:)
   integer, value :: i, n
   !$acc loop vector
   do j=1,n
      v(i,j) = 1.0/(i*j)
   enddo
end subroutine
```

#### !\$acc parallel loop

do i=1,n
 call foo(v,i,n)
enddo
!\$acc end parallel loop

The **routine** directive may appear in a fortran function or subroutine definition, or in an interface block.

Nested acc routines require the routine directive within each nested routine.

The save attribute is not supported.

Note: Fortran, by default, passes all arguments by reference. Passing scalars by value will improve performance of GPU code.


## Hands On Activity (Example 2)

- 1. Modify the code to use an explicit routine
- 2. Rebuild and rerun

```
#pragma acc routine seq
void fun(...) {
  for(int i=0;i<N;i++)
    ....
}
```

## Hands On Activity (Example 3)

Accelerate the Mandelbrot code
 Validate results using gthumb



## Review

- Use the reduction clause to parallelize reductions
- Use routine to parallelize subroutines
- Compiler output explicitly tells you what it is doing
  - Watch out for implicit parallelization, it may not be portable
    - e.g. reduction, routine, etc
- Use collapse or gang, worker, and vector to parallelize nested loops

## **OpenACC atomic directive**


atomic: subsequent block of code is performed atomically with respect to other threads on the accelerator Clauses: read, write, update, capture

#pragma acc parallel loop
for(int i=0; i<N; i++) {
 #pragma acc atomic update
 a[i%100]++;</pre>

}

## Hands On Activity (Exercise 4)

Exercise 4: Simple histogram creation1. Use what you have learned to accelerate this code



#pragma acc parallel loop
for(int i=0; i<N; i++) {
 #pragma acc atomic update
 a[i%100]++;</pre>

## **OpenACC** host data directive

### host\_data use\_device(list):

makes the address of the device data available on the host Useful for GPU aware libraries (e.g. MPI, CUBLAS, etc)

#pragma acc data copy(x)

```
// x is a host pointer here
#pragma acc host_data use_device(x)
```

// x is a device pointer here
MPI\_Send(x,count,datatype,dest,tag,comm) <</pre>

// x is a host pointer here

Host code that expects device pointers

## CUBLAS Library & OpenACC

### **OpenACC Main Calling CUBLAS**

```
int N = 1<<20;
float *x, *y
// Allocate & Initialize X & Y
...
cublasInit();
#pragma acc data copyin(x[0:N]) copy(y[0:N])
{
    #pragma acc host_data use_device(x,y)
    {
      // Perform SAXPY on 1M elements
      cublasSaxpy(N, 2.0, x, 1, y, 1);
```

cublasShutdown();

OpenACC can interface with existing GPU-optimized libraries (from C/C++ or Fortran).

### This includes...

- CUBLAS
- Libsci\_acc
- CUFFT
- MAGMA
- CULA
- Thrust
- ....

http://www.pgroup.com/lit/articles/insider/v5n2a2.htm



- Use atomic to parallelize codes with race conditions
- Use host\_data to interoperate with cuda enabled libraries

## **Optimization Techniques**

http://www.pgroup.com/resources/openacc\_tips\_fortran.htm

http://www.nvidia.fr/content/EMEAI/tesIa/openacc/pdf/Top-12-Tricks-for-Maximum-Performance-C.pdf

## **Minimize Data Transfers**

### Avoid unnecessary data transfers


- Use the most appropriate data clause (don't transfer if you don't need to)
- Leave data on the device if possible

## Write Parallelizable Loops

Use countable loops C99: while->for Fortran: while->do

Avoid pointer arithmetic

Write rectangular loops (compiler cannot parallelize triangular lops)






- When possible aggressively inline functions/routines
  - This is especially important for inner loop calculations

```
#pragma acc routine seq
inline
int IDX(int row, int col, int LDA) {
   return row*LDA+col;
}
```

## **Kernel Fusion**

### Kernel calls are expensive

- Each call can take over 10us in order to launch
- It is often a good idea to generate large kernels is possible
- Kernel Fusion (i.e. Loop fusion)
  - Join nearby kernels into a single kernel



## Hands On Activity (Example 1)

- 1. Fuse nearby kernels
- 2. Rerun and profile
  - Did it get faster?
  - Do you see less launch latency?

## Hands On Activity (Example 2)


We are going to inspect kernel performance using the profiler

- 1. Edit main.cpp and reduce the number of iterations to 10.
- 2. Open nvvp and generate a new timeline with this example
- 3. Click on the first kernel
- 4. Click on the analysis tab
- 5. Click on unguided analysis
- 6. Click analyze all
- 7. Look at the properties window.
  - Do you see any warnings?

# **Memory Coalescing**

#### Coalesced access:

- A group of 32 contiguous threads ("warp") accessing adjacent words
- Few transactions and high utilization
- Uncoalesced access:
  - A warp of 32 threads accessing scattered words
  - Many transactions and low utilization
- For best performance threadIdx.x should access contiguously



# Hands On Activity (Example 2)

#### 1. Find a way to fix the coalescing

- Did we get better?
- Why aren't we at 100%?
- 2. Apply this fix to both kernels
  - Verify your fix using nvvp
  - Did you see a performance improvement?

### **OpenACC async and wait clauses**

async(n): launches work asynchronously in queue n
wait(n): blocks host until all operations in queue n have completed

Can significantly reduce launch latency, enables pipelining and concurrent operations

```
#pragma acc parallel loop async(1)
for(int i=0; i<N; i++)
....
#pragma acc parallel loop async(1)
for(int i=0; i<N; i++)
....
#pragma acc wait(1)</pre>
```

# Hands on Activity (Example 1)

- 1. Go back to example 1 and run it in nvvp
  - How much time is there between consecutive kernels?
- 2. Add the async and wait clauses
- 3. Recompile and rerun
  - Did the time between consecutive kernels improve?

```
#pragma acc parallel loop async(1)
for(int i=0; i<N; i++)
....
#pragma acc parallel loop async(1)
for(int i=0; i<N; i++)
....
#pragma acc wait(1)</pre>
```

# **OpenACC** Pipelining

```
#pragma acc data
for(int p = 0; p < nplanes; p++)</pre>
```

```
#pragma acc update device(plane[p])
#pragma acc parallel loop
for (int i = 0; i < nwork; i++)</pre>
```

```
// Do work on plane[p]
```

#pragma acc update host(plane[p])

For this example, assume that each "plane" is completely independent and must be copied to/from the device.

As it is currently written, plane[p+1] will not begin copying to the GPU until plane[p] is copied from the GPU.

# **OpenACC** Pipelining (cont.)

[p] H2D	[p] kernel	[p] D2H	[p+1] H2D	[p+1] kernel	[p+1] D2H	
P and P+1 Serialize						
[p] H2D	[p] kernel	[p] D2H		NOTE: In real applications, your boxes will		
	[p+1] H2D	[p+1] kernel	[p+1] D2H	not be s	so evenly zed.	

P and P+1 Overlap Data Movement


# **OpenACC** Pipelining (cont.)

```
#pragma acc data create(plane)
for(int p = 0; p < nplanes; p++)
  #pragma acc update device(plane[p]) async(p)
  #pragma acc parallel loop async(p)
                                               Enqueue each
  for (int i = 0; i < nwork; i++)
                                              plane in a queue
                                               to execute in
    // Do work on plane[p]
                                                  order
  #pragma acc update host(plane[p]) async(p)
                          Wait on all
#pragma acc wait
                           queues.
```

# Hands On Activity (Example 3)

#### 1. Pipeline the Mandelbrot code by batching rows

• What was the time for compute + copy before & after?



```
for batches {
  #pragma acc ... async(...)
  for rows in batch
    for cols
      • • •
  //copy batch to host async
  #pragma acc update host(...) async(...)
//wait for execution
#pragma acc wait
fwrite(...)
```

#### Review

- Minimize data transfers
- Avoid loops structures that are not parallelizable
  - While loop & triangular loops
- Inline function calls within kernels when possible
- Fuse nearby kernels to minimize launch latency
- Optimize memory access pattern to achieve coalesced access
  - threadIdx.x should be the contiguous dimension
- Use async and wait to reduce launch latency and enable pipelining

# **Additional Topics**

## **Runtime Library Routines**

Fortran use openacc #include "openacc\_lib.h"

acc\_get\_num\_devices acc\_set\_device\_type acc\_get\_device\_type acc\_set\_device\_num acc\_get\_device\_num acc\_async\_test acc\_async\_test\_all C #include "openacc.h"


acc\_async\_wait
acc\_async\_wait\_all
acc\_shutdown
acc\_on\_device
acc\_malloc
acc\_free

# **MPI Parallelization Strategies**

#### • One MPI process per GPU

- Multi-GPU: use acc\_set\_device\_num to control GPU selection per rank
- Multiple MPI processes per GPU
  - Use NVIDIA's Multi-Process Service (MPS)
  - Documentation: man nvidia-cuda-mps-control
  - Currently only supports a single GPU per node (multi-GPU POR in 7.0)

### Multi-Process Server Required for Hyper-Q / MPI




- MPI Ranks using CUDA are clients
- Server spawns on-demand per user

#### One job per user

- No isolation between MPI ranks
- Exclusive process mode enforces single server
- One GPU per rank
  - No cudaSetDevice()
  - only CUDA device 0 is visible

# Strong Scaling of CP2K on Cray XK7



Hyper-Q with multiple MPI ranks leads to 2.5X speedup over single MPI rank using the GPU

http://blogs.nvidia.com/blog/2012/08/23/unleash-legacy-mpi-codes-with-keplers-hyper-q/ 122

## **Advanced Data Layouts**

- OpenACC works best with flat arrays
- Experimental support for objects is currently in PGI/14.4
  - Doesn't always work
  - Work around: Copy data to local pointers/variables (C99 & Fortran)

#pragma acc data	$\mathbf{N}$
copy(a[:],a.data[0:a.N])	$\mathbf{N}$
parallel loop	
for(i=0; i < a.N; i++)	
a.data[i]=0;	

#### May work

#### Works Fine

### Review

- OpenACC is open, simple, and portable
- Assess, Parallelize, Optimize, Deploy
  - Assess: Find limiters
  - Parallelize & Optimize: Target limiters
  - Deploy: Get changes out the door
- Fine grained parallelism is key
  - Expose parallelism where ever it may be

# **Challenge Problem: CG Solver**

- Accelerate this application to the best of your ability
- Tips:
  - Matrix has at most 27 non-zeros per row (inner loop width is max 27)
- Files:

main.cpp: the high level cg solve algorithm
matrix.h: matrix definition and allocation routines
vector.h: vector definition and allocation routines
matrix\_functions.h: the matrix kernels
vector\_functions.h: the vector kernels

# Hands On Activity (Survey)

Please help us make this workshop better in the future:

https://www.surveymonkey.com/s/XJ6GVSQ





Let's work on your codes now